MOSFETs because it affects the switching losses through the gate-drain capacitance (C GD ). The dependence of C GD on the trench depth is investigated by analytical modeling and experimental characterization. An analytical model that relates the trench depth, trench bottom oxide thickness, n − layer doping, and drain voltage (V D ) to C GD is developed and validated by experimental measurements. Trench MOSFETs with thick bottom oxides have been fabricated with 1.3-, 1.5-, 1.7-, and 2-μm deep trenches. CV measurements show that C GD is proportional to the trench depth at low V D and becomes increasingly independent of trench depth as V D is increased. The model is used to show that this is due to C GD being dominated by the oxide capacitance at low V D and the depletion capacitance at high V D . The fact that the average thickness of the trench bottom oxide decreases as the trench depth increases (because of additional sidewall oxide overlapping the drain) means that the impact of the trench depth is the highest at low V D , where the depletion capacitance is ineffective.
I. INTRODUCTION
T RENCH MOSFETs are known to outperform vertical DMOS and lateral MOSFETs as far as conduction losses are concerned. This is due to the fact that the channel current is vertical; hence, the channel density can be more readily increased by shrinking the cell pitch. However, the penalty for increased channel density is higher gate charge, which translates to higher switching losses particularly for power devices in fast switching applications [1] . The overlap between the gate and the drain makes the gate-drain capacitance (C GD ) higher for trench MOSFETs compared with other power devices. Fig. 1 shows the cross-sectional image of a trench MOSFET and a schematic illustrating the terminal capacitances inherent in the design. Since increasing the trench depth increases the gate-drain overlap, it is expected to cause higher C GD and has been demonstrated to do so by previous studies [2] . To mitigate this, concepts like the thick bottom oxide (TBO), the W-gated trench [3] and the split gate have been developed to reduce C GD without compromising on the conduction loss benefit of the trench structure. However, deeper trenches are known to reduce conduction losses because of increased modulation of the accumulation charge at the drain. Optimizing the trench depth is therefore very important. The objective of this study is to develop a deeper understanding of the relationship between the trench depth and the C GD by correlating analytical equations to experimental measurements.
II. GATE-DRAIN CAPACITANCE MODELING
C GD is the series combination of the trench bottom oxide capacitance and the depletion capacitance. The potential difference between the drain and the gate will be shared between the gate oxide and the depletion in the semiconductor. Equation (1) shows a simplified version of how the oxide and depletion capacitances relate with C GD , whereas (2) shows the depletion width [4] 
where t / D is the trench extension into the drain, t W is the trench width (see Fig. 1 ), t cell is the cell pitch, C GOX is the gate oxide capacitance density, C D is the depletion capacitance density, ε Si is the dielectric constant of silicon, V D is the drain voltage, q is the electric charge, and N D is the doping concentration of the drift layer. Because the trench bottom is usually deeper than the p-body extension (t / D in Fig. 1 is greater than zero), C GOX in (1) is a parallel combination of the sidewall oxide capacitance (C OX ) and the bottom oxide capacitance (C BO ). For conventional MOSFETs, C OX = C BO , and for TBO MOSFETs, C OX > C BO (thinner sidewall oxides). Since the MOS capacitor at the trench bottom is a parallel combination of the bottom oxide capacitance (which is independent of t D ) and the trench sidewall capacitance (which is dependent on t D ), then C GOX can be expressed mathematically as
where x P is the p-body extension (see Fig. 1 ). Hence, as the trench depth is increased, t / D increases, and it can be seen from (3) that C GOX tends toward C OX . Likewise, as the trench depth is decreased, t / D decreases, and C GOX tends toward C BO . Equation (3) applies to both conventional and TBO MOSFETs. For conventional MOSFETs, it can be seen in (3) that C GOX = C OX . It can also be seen from (3) that, in the case of zero trench extension into the drain (t / D = 0), C GOX = C BO . The depletion capacitance C D can be derived as the ratio of the dielectric constant of silicon to the depletion width
By substituting (4) into (1), an equation for the C GD is derived showing its dependence on the trench depth and the drain voltage
Equation (5) shows that, as C GOX and/or V D increases, the dependence of C GD on V D tends increasingly toward
. Equation (5) is useful in the sense that it can help device designers make a quick calculation of the C GD given the drift layer doping concentration (which will be fixed for a certain device voltage rating) and the thickness of the bottom oxide. This equation refers specifically to trench MOSFETs (both conventional and TBO); hence, modifications will have to be made to optimize it for split gate and other variants. Fig. 2 shows a series of normalized C GD curves generated using the 16 cm −3 . The capacitances have been normalized by using capacitance at 1.3-μm trench depth as the reference. These characteristics have been generated without taking the dependence of C GOX on the trench depth into account, i.e., a constant value of C GOX is used in (5) . Next, the dependence of C GOX on the trench depth is taken into account by using (3) and (5) to generate C GD -versus-V D characteristics for different trench depths. It can be seen in Fig. 3 that the C GD 's for different trench depths converge at higher V D , which is not the case in Fig. 2 . To understand this, we need to refer back to (1) , where the C GD is expressed as a series combination of C GOX and C D , and to (3), where C GOX is expressed as a parallel combination of C OX and C BO (and the dependence of C GOX on the trench depth is taken into account). At low V D , the depletion width is small; hence, C D is large, meaning that C GD is dominated by C GOX . However, as V D increases, C D decreases due to the widening depletion width, and C GD becomes dominated by C D ; hence, the differences in the C GOX become irrelevant. In other words, as V D increases, (5) tends toward C GD αV −0.5 D , and C GOX becomes irrelevant.
III. MEASUREMENTS AND DISCUSSION
Trench MOSFETs with TBOs have been manufactured with different trench depths so as to investigate the dependence of the C GD on the trench depth and validate the C GD model in (5) . The fabrication process of the MOSFETs is detailed elsewhere [5] . The gate voltage-versus-charge characteristic is measured and is shown in Fig. 4 , where it can be seen that there is a clear correlation with trench depth. The plateau in the characteristics of Fig. 4 indicates the period during the switching of the devices when C GD is being charged/discharged; hence, the length of the plateau is proportional to C GD . The C GD of the devices was measured on a parameter analyzer, the results of which are shown in Fig. 5 as a function of V D . It can be seen in Fig. 5 that C GD increases with the trench depth and with a stronger degree at lower V D . The characteristics exhibited in Fig. 5 resemble those in Fig. 3 more than Fig. 2 in the sense that the C GD 's for different trench depths converge at higher V D . Fig. 5 shows the importance of (3) since an increase in the trench depth (which is an increase in t / D for the same p-body) results in a decrease in the average oxide thickness overlapping the drain for TBO MOSFETs. The model in (5) was only able to predict the behavior of the experimental measurements when the effect of the sidewall capacitance was taken into account. Hence, the C GD characteristics in Fig. 5 converge for different trench depths, as is predicted by (3) and (5) .
Both the analytical model in (5) and the experimental measurements in Fig. 5 show that C GD increases with the trench depth (t D ), particularly at low V D where the oxide capacitance dominates. Fig. 6 shows the percentage increase in C GD as a function of trench depth for the measurements, the model with (3) , and the model with constant C GOX at V D = 1 V. Fig. 6 shows that incorporating (3) into the model causes it to predict a higher rate of change in C GD with respect to t D . Some discrepancy between the models and measurements is expected since (5) is limited because it does not account for MOSFET edge termination effects. At the edge termination, a gate polysilicon extension (designed to connect the gate poly to the gate metal) overlaps the drain field plate (designed for terminating fringing fields at the device edge) with a thick layer of TEOS (typically over 500 nm) as a buffer. Equation (5) describes the operation in the active area and is useful as a first approximation with more detailed knowledge of the mask design at the edge termination required to improve the accuracy of the model.
IV. CONCLUSION
An analytical model has been developed for the C GD of discrete power trench MOSFETs, relating the C GD to the trench depth, trench bottom oxide thickness, and drain voltage. Experimental measurements of C GD on fabricated devices with different trench depths have been used to validate the model, which shows that C GD is proportional to the trench depth. The model also shows that the relationship between C GD and the drain voltage is best predicted when the dependence of the gate oxide capacitance on the trench depth is taken into account. Because increasing the trench depth has the effect of decreasing the average oxide thickness overlapping the drain, the measured characteristics for different trench depths showed a convergence of the characteristics at high drain voltages. The model presented can be useful for power MOSFET designers and applications engineers designing high-frequency switching devices.
